



# MULTI CORE ARCHITECTURE ON FPGA USING ALTERA NIOS II

ASHOKKUMAR K  
Research Scholar  
Department of ECS

Hindustan CAS, Coimbatore, TN, India  
krjashokcbe@gmail.com

Dr GOWRISHANKAR P  
Prof and Head  
Department of ECS

Hindustan CAS, Coimbatore, TN, India  
hicaselectronicshod@hindusthan.net

## ABSTRACT

In the past, processor design trends were dominated by increasingly complex feature sets, higher clock speeds, growing thermal envelopes and increasing power dissipation. Recently, clock speeds have tapered and thermal and power dissipation envelopes have remained flat. However, the demand for increasing performance continues which has fueled the move to integrated multiple processor (multi-core) designs. This paper discusses this trend towards multi-core processor designs, the design challenges that accompany it and a view of the research required to support it. This paper describes a FPGA-based design methodology to implement a rapid prototype of parametric multicore systems. A study of the viability of making the SoC using the NIOS II soft-processor core from Altera is also presented.

Keywords : FPGA, SOC, NIOS II, Silicon, EDA

## I. INTRODUCTION

In April 1965, Gordon Moore wrote an article for Electronics magazine titled "Cramming more components onto integrated circuits" [1]. He predicted that the number of transistors on a chip would double every 12 months into the near future. Although this exponential trend has "tapered" to doubling transistors every 18 months, it remains the driving force behind the integrated circuits industry including memory, microprocessors, and graphics processors and has become known as Moore's law.

This law over the years has provided a roadmap for product designers as they plan efficient and effective usage of the transistors at their disposal. It has stood the test of time predicting an exponential trend for over 40 years. Process scaling has been the underlying enabler of this trend starting in the early 90's and continuing to today. Starting with 0.8 um process circa 1992, process scaling enabling feature size reduction by a factor of 0.7 has occurred approximately every 24 months. This trend along with Moore's Law has spawned a number of exponentials all in the name of increasing performance. However, not all these residual exponentials can

claim this longevity and many are not nearly as benign as Moore's Law.

This paper is organized as follows. The next section briefly introduces the multicore system with focus on the proposed FPGA-based design methodology. The main characteristics of the NIOS II soft-core processor are presented. The methodology followed to adapt the NIOS II IP to the parallel SoC requirements is also described.

## II. EXPONENTIALS PRIOR TO MULTI-CORE

Consider clock frequency which was on an exponential trend in the mid 90's. From about 1993 with the Intel® Pentium® processor and continuing through mid 2003 with the Intel® Pentium® IV processor, clock frequency doubled every 18 months to 2 years.

This was a driving force for increasing performance of microprocessors during this timeframe. However, due to increased dynamic power dissipation and design complexity, this trend tapered with maximum clock frequencies around 4GHz. Along with increased dynamic power, static power continues to increase due to transistor source to drain leakage along with gate leakage.

This leakage has been exponentially increasing with scaling but has only recently been a concern as it became a significant portion of the overall power budget. Circuit designers have used stacked gates, body bias, and sleep transistors to mitigate the S-D leakage problem and high K dielectrics to address the gate leakage problem. Power density is another exponential closely associated with power dissipation and decreasing feature size.

Both power dissipation and power density trends have essentially flattened by requiring designers to remain within a particular power budget and relaxing density requirements. Voltage scaling began in the early 90's when processor supply voltages began to deviate from the 5V standard.

This scaling was required to avoid oxide stress as oxide thicknesses scaled with transistor feature size. Gate capacitance scaled with feature size as well resulting in overall lower power dissipation and counteracted the adverse effects on power dissipation by increased clock frequency.

Threshold voltage was also required to scale with power supply in order to maintain transistor performance. However, decreasing the threshold voltage led to increased sub-threshold leakage requiring designers to rethink the tradeoff between increased performance with lower thresholds and increased leakage leading to larger static power dissipation.

In the end, voltage scaling was short-lived as was threshold voltage scaling to better control leakage and overall static power dissipation. Design complexity also continued on an exponential trend. Although it is very difficult to define a metric which encapsulates the resultant design effort, the increased design complexity has revealed itself in the past via exponential design team growth. Consider the feature set progression over the last several years including speculative execution followed by speculative execution and branch prediction.

Soon after, dynamic execution was introduced which included the aforementioned features plus superscalar and out-of-order execution. Then came multi-threading followed by hyper-threading. All of these features were added to increase the performance of the microprocessor at the expense of increased design and validation complexity. Low-end and embedded processors have historically trailed in micro-architectural and performance enhancements. Many of these enhancements such as increased pipelining and increased cache size exhibit diminishing returns in the light of increased area and power consumption. This has allowed low-end and embedded processors to close the overall performance gap while providing a reasonable tradeoff of area and power. When considering the limitations associated with voltage supply scaling, threshold scaling, and clock frequency scaling, along with design complexity increases, companies were already looking for an alternative to the single-core paradigm. Multi-core was therefore the natural next evolutionary step in staying on the ever-increasing performance-driven curve. In the next section, the multi-core design will be discussed along with how it addresses the need for increased performance while abiding by strict power dissipation guidelines.

### III. NIOS II-BASED MULTICORE ARCHITECTURE OVERVIEW

#### A. Architecture Description.

The NIOS II embedded soft-core is a reduced instruction set computer, optimized for Altera FPGA implementations.

A block diagram of the NIOS II core is depicted in Figure 2 [2]. It can be configured at design time (data width, amount of memory, included peripherals, etc.) in order to be optimized for a given application.

The most relevant configurations are the clock frequency, the debug level, the performance level, and the user-defined instructions. The performance level configuration enables the user to choose one of the three provided processors:




FIGURE 2: NIOS II processor core block diagram.

the NIOS II/fast, which results in a larger processor that uses more logic elements but is faster and has more features; the NIOS II/standard, which creates a processor with a balanced relationship between speed and area and some special features; the NIOS II/economic, which generates a very economic processor in terms of area, but very simple in terms of data processing capability. In this work, we use the NIOS II economic version in order to put a large number of processors in one FPGA device since we target a multicore SoC. NIOS II processors use Avalon bus for connecting memories and peripherals.

So, the implemented network interface is based on Avalon interface. The Avalon interface is basically an interface that creates a common interface from different interfaces of all memory and peripheral components of the system. In this work, we use the Avalon-Memory Mapped interface (Avalon-MM) [3]. It is an address-based read/write interface synchronous to the system clock. A wrapper, considered as the network interface, has been implemented in order to be able to integrate the NIOS with other components of the architecture, mainly the neighborhood network and the global router. This wrapper is a custom component which has two interfaces: one Avalon slave interface to be connected to the NIOS and one conduit interface (for exporting signals to the top level) to be connected to the networks. To assure communication, we only need addresses and data coming from processors as well as the read/write enable signal to indicate if it is a read or write operation.



The NIOS-based wrapper is responsible of transferring data and addresses of the attached processor to the appropriate network (dependently on the address coding). Moreover, it communicates the data and addresses received from networks to the processor depending on its identity number. To design systems which integrate a NIOS II processor, Quartus II has as complement a SW called Qsys [4]. Qsys is used to specify the NIOS II processor cores, memory, and other components the system requires. Qsys automatically generates the interconnect logic to integrate the components in the hardware system. The NIOS II-based SoC synthesis flow is summarized in Figure 3. In the implemented architecture, each processor is connected to a timer which provides a periodic system clock tick, a system ID peripheral which allows uniquely identifying the PE, and to a local data memory. In addition, the controller is with the NIOS core through the USB-Blaster download cable and providing debug information. Each processor is also connected to a custom peripheral which integrated the network interface, allowing transferring the processor requests to the other components in the multicore architecture.

A network interface is used to send and receive data transmitted over the network. Each subsystem contains the processor and some peripherals or accelerators. The total number of PEs, defined by the number of rows and columns, can be specified before synthesis. The design steps followed to implement the multicore architecture show the simplicity of the replication methodology to be applied on any softcore processor and the configurability of the proposed SoC prototype. To build a multicore system, two steps have to be performed: to adapt the network interface to be connected to the chosen processor and to define the corresponding communication instructions based on the processor instructions since the HW networks are managed by the SW program. The latter step is more detailed in the next paragraph.

#### B. SW Programming.

The main important instructions that depend on the used softcore are communication instructions. Such instructions are defined to assure communicating data through both networks. In this work, they are based on standard C and specific NIOS instructions. Accessing and communicating with NIOS II peripherals can be accomplished using the HW abstraction layer (HAL) interface of the NIOS II processor. In fact, the HAL provides the C macros IORD (IO Read) and IOWR (IO Write) that expand to the appropriate assembly instructions [5].

These instructions allow accessing and communicating with different peripherals connected to the NIOS II processor. Each communication instruction consists in writing or reading data from the defined address. In our case, the data has a 32-bit length and the address has a 12-bit length. The address field is different depending on the communication network. In the case of the global router the most significant bit (the bit at the 12th position) is set to "1," whereas in the case of the

neighborhood network it is set to "0." To assure global router communications, we distinguish different instructions as illustrated below.

- (i) MODE instruction allows setting the needed communication mode and is executed by the controller: IOWR (NI BASE, 0x800, data), where data is the value that corresponds to the global router communication mode (PE-PE, PE-Controller, PE-I/O Peripheral, or Controller-I/O Peripheral) as defined in the multicore architecture configuration file.
- (ii) SEND instruction allows sending data through the global router: IOWR (NI BASE, address, data), where NI BASE is the address of the controller network interface based custom component when the instruction is executed by the controller or the PE network interface based custom component when it is executed by the PE. The address field (11 bits) contains the following:
  - (1) the identity of the PE receiver (mode PE-PE, mode Controller-PE, and mode I/O Peripheral-PE);
  - (2) "0000000000" (mode PE-Controller and mode I/O Peripheral-Controller);
  - (3) the peripheral address (mode PE-I/O Peripheral and mode Controller-I/O Peripheral).
- (iii) RECEIVE instruction allows receiving data through the global router: data = IORD (NI BASE, address). It analogously takes the same address field as the SEND instruction.

In the case of the neighbouring communication, SEND and RECEIVE instructions are also encoded from IORD and IOWR NIOS macros. Compared to the global router instructions, they only differ in the address field, which contains the direction to which the data will be transferred (0: north, 1: east, 2: west, 3: south, 4: northeast, 5: northwest, 6: southeast, and 7: southwest). Altera provides the NIOS Integrated Development Environment tool to implement and compile the parallel SW program. The following section presents the implementation and experimental results of the proposed multicore design.

#### IV. CONCLUSION

This paper provides an overview of the reasons for moving to multi-core designs along with the design challenges and a view of the research directions for design automation. We are entering a period of dramatic change. The end of direct performance-scaling has led to an exciting time for system architects, who are inventing new ways to maintain the trend of the historic advances in system performance.



Their need to explore more novel architectures provides a great need and opportunity to apply design automation technology to the early, pre-RTL, phase of design. This is the beginning of the long-awaited expansion of design automation to the system-level, but the key enabler is the integration of performance, power and physical analysis. We need to take advantage of the reuse in multi-core designs and the emerging standards to enable this next advance in EDA.

In this paper, we have presented a soft-core-based multi-core implementation on FPGA device. The proposed architecture is parametric and scalable, which can be tailored according to application requirements such as performance and area cost. Such a programmable architecture is well suited for data-intensive applications from the areas of signal, image, and video processing applications. Through experimental results, we have demonstrated better performance gains of our system in comparison to state-of-the-art embedded architectures. The presented architecture provides a great deal of performance as well as flexibility.

## 7. REFERENCES

- [1] Gordon E. Moore, Cramming More Components onto Integrated Circuits. *Electronics*, April 19, 1965.
- [2] Altera, "Avalon Memory-Mapped Interface Specification," 2006, [http://www.cs.columbia.edu/~sedwards/classes/2007/4840/mnla\\_valon\\_spec.pdf](http://www.cs.columbia.edu/~sedwards/classes/2007/4840/mnla_valon_spec.pdf).
- [3] Altera, Quartus II Handbook Version 11.1, Volume 1: Design and Synthesis, 2011, [http://www.altera.com/literature/hb/qts/archives/quartusii\\_handbook\\_archive\\_111.pdf](http://www.altera.com/literature/hb/qts/archives/quartusii_handbook_archive_111.pdf).
- [4] J. O. Hamblen, T. S. Hall, and M. D. Furman, *Rapid Prototyping of Digital Systems*, Springer, New York, NY, USA, 2008.
- [5] Charlie Johnson, Jeff Welser, Future processors: flexible and modular. In *Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2005*, Jersey City, NJ, USA, September 19-21, 2005, 4-6
- [6] <http://ramp.eecs.berkeley.edu/>